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Reliability of reverse properties of power semiconductor devices is an important condition for their practical application. Usual
standard tests do not reveal total information concerning the technological genetic aspects of devices production. These aspects can be
linked with individual technological operations, most frequently with preparation of semiconductor surface and its protection by
dielectric layers. Properties of dielectric layers inﬂuence the time stability of reverse currents by means of a change of dielectric
permittivity. This article analyses some physical causes of the time-instable behaviour of devices and also presents a special method and
equipment for reliable tests.
r 2007 Elsevier Ltd. All rights reserved.
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This article targets the inﬂuence of surface state of
semiconductor power devices (e.g. diodes or thyristors) on
their reverse properties. The surface is conceived as an area
with outfall of high-voltage pn-junction on the semicon-
ductor structure. This area is usually bevelled in some
(positive or negative) angle in order to reach high reverse
voltage sufﬁciently [1,2]. The semiconductor’s circumfer-
ence including pn-junctions is protected mechanically and
electrically by a dielectric layer, most frequently by a silicon
rubber. If the dielectric contains polarizable radicals or
impurities subjecting to some type of relaxation polariza-
tion, the reverse current ﬂowing through the device under
constant reverse bias can show a change during the
application of load [3,4].
This undesirable effect appears for example if the
dielectric material contains trace amounts of humidity.
The presence of water molecules increases the permittivity
of the dielectric and shifts the value of longitudinale front matter r 2007 Elsevier Ltd. All rights reserved.
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.014extension of the space charge region (SCR) on the bevelled
semiconductor surface. This causes time instability of
reverse properties and (in the extreme case) deterioration
of reliability. That is why the producers of power
semiconductors carry out close checking of time stability
of reverse currents (DC and AC endurance tests).
The ﬁrst part of this article deals with analysis of the
situation on the surface of reverse biased pn-junction. The
output of the analysis involves calculations of surface SCR
extension as a function of dielectric permittivity and its
inﬂuence on reverse current values. The model considera-
tions are applied on commercial produced diodes and
thyristors.
In the second part of the article, a special equipment
designed for long time (1–1000 h) endurance tests is
described. This equipment makes possible the reverse
current stability under DC or AC loading (up to 6 kV) in
the range of working temperatures 25–200 1C. The values
of currents and temperature are monitored and evaluated
by means of a PC.
In the ﬁnal part of article computed and experimental
dependences are presented, and their mutual comparison
is realized.of power semiconductor devices:, Microelectron. J (2008), doi:10.1016/
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pn-junction surface
2.1. Currentless model
To understand the next explanation more easily, the
following considerations will be made for the pn-junction
having rectangular termination on the semiconductors
surface that is covered with a sufﬁciently thick dielectric
layer. At the end of this paragraph general solution for any
positive angle of bevelling (to anode plane) is given.
Furthermore, with respect to the dominant role of SCR
inside N-layer (i.e. using of abrupt asymmetrical pn-
junction approximation—NabNd), the model is based on
a physical description of N-layer surface conditions.
The situation mentioned above is illustrated in Fig. 1.
For a two-dimensional point of view, it is necessary to
apply the following equations:Pl
j.mLaplace equation (for dielectric-D)
qEDx
qx
þ qEDy
qy
¼ 0. (1) Poisson equation (for semiconductor-S)
qESx
qx
þ qESy
qy
¼ rðx; yÞ
os
. (2)Both of these equations must be valid simultaneously for
a semiconductor–dielectric interface. We can write for deep
asymmetrical pn-junction (value xo0 on the left side)
qESx
qx
þ qESy
qy
¼ r
os
, (3)
where ESx (EDx) and ESy (EDy) are tangential and normal
components of the total electric ﬁeld, r ¼ q ND is the donor
density, eo is the permittivity of free space and es is the
permittivity of semiconductor.+ + + +   -x
N
D
D I E L E C T R I C
Space charge region
(SCR)
S E M IC O N D U C T
Ex
Ey
lNS
pn-junction
lNV+
+  +
S
Fig. 1. A surface of reverse biased pn-jun
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interface are as follows:
EDx ¼ ESx, (4)
qEDx
qx
¼ qESx
qx
, (5)
DEDy ¼ sESy, (6)
qESy
qy
¼  D
S
qEDy
qy
, (7)
qEDy
qy
¼  qEDx
qx
. (10)
Eq. (6) expresses the requirement of the electric
induction conservation for all media.
Eq. (7) presents the fact that normal part ESy increases
towards the interface and normal part EDy decreases
towards dielectric (outside of semiconductor).
Substituting from Eq. (7), (10) in Eq. (3), we have
 qEDy
qy
¼ r
oðS þ DÞ
, (8)
or, with respect to Eq. (10),
qEDx
qx
¼ r
oðS þ DÞ
. (9)
Both sides of this equation depend on x only, then
dEDx ¼
r
oðS þ DÞ
dx. (10)
Integration of this equation gives
EDx ¼
rx
oðS þ DÞ
þ C. (11)
For x ¼ lNS, EDx ¼ 0, we have
EDx ¼
r
oðS þ DÞ
ðx þ lNSÞ. (12)   0  - - x
P
 
 O R
y
lPS
lPV -
ction (surface covered by dielectric).
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Fig. 3. Computed SCR width for different positive bevel of diffused pn-
junction (relative permittivity is a parameter).
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x ¼ 0, we have
VRN ¼ r
oðS þ DÞ
x2
2
þ lNSx
 
. (13)
For sufﬁciently high reverse voltage (more then 100V)
we can write
VRN¼:
r
oðS þ DÞ
l2NS
2
. (14)
Eq. (14) is very similar to the one for semiconductor
volume solution (one-dimensional)
VRN¼:
r
oSi
l2NV
2
. (15)
To compare Eqs. (14), (15) we have got an important
expression reﬂecting the ratio of surface and volume SCR
extension (for the same value VRN and angle 901)
lNS
lNV
¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
S þ D
S
r
, (16)
or for volume and surface electric ﬁeld across the pn-
junction.
EjV
E jS
¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
S þ D
S
r
. (17)
It means, the value Ejs is always less than the Ejv because
eDX1.
If angle ao901, the value of VRN must be conserved in
the same way as the charge neutrality on the both sides of
pn-junction. Then, on the surface of the semiconductor,
there is
lNSðaÞ ¼
1
sin a
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2VRNoðS þ DÞ
r
s
, (18)
where a is a positive angle of bevelling.
Calculations mentioned above could be compared with
former publication [5]—see also Figs. 2 and 3 show some
dependences of the SCR width vs. angle of bevelling for
different dielectric permittivity values.0
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Fig. 2. Computed SCR width in asymmetrical abrupt pn-junction for
different positive bevel.
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Total reverse current IT ﬂowing through the pn-junction
is composed of the three following partsof pspace charge generated leakage volume current IV,
 space charge generated leakage surface current IS,
 total diffusion current ID (independent on VRN).
IT ¼ IV þ IS þ ID, (19)
where
IV ¼
niqpr2
tsc
ðlNV þ lPVÞ, (20)
IS ¼ 2prjgðlNS þ lPSÞ. (21)Other symbols are:
ni intrinsic density of carriers
tSC SCR lifetime
q electron charge
r chip diameter
jg density of surface generation current.
Then, equation including the total reverse current (out of
avalanche multiplication) has the form:
IR ¼
niqpr2
tsc
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2oSi
qND
s
þ 2prjg
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2o S þ Dð Þ
qND
s ! ﬃﬃﬃﬃﬃﬃﬃ
VR
p
þ ID.
(22)2.3. Influence of dielectric polarization on a reverse
characteristics
Polarization vector P (on the semiconductor–dielectric
interface) can be expressed by well-known form
P ¼ ðD  1ÞoE. (23)ower semiconductor devices:, Microelectron. J (2008), doi:10.1016/
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Fig. 4. The computed time dependence of reverse current for commercial
thyristor (angle of bevelling is 451, VR ¼ 2800V).
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Fig. 5. The computed time dependence of reverse current for commercial
thyristor (angle of bevelling is 601, VR ¼ 2800V).
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are under relaxation polarization control, i.e. they can exist
in two or more balance positions, gradual transition among
different positions is observed. For long time transitions
(with characteristic activation energy and corresponding
time constant) the Eq. (23) may be rewritten as
P ¼ P1 þ ðPs  P1Þð1 et=tÞ, (24)
where PN is the value for t-0 and PS is a steady state
(saturated) value. The value of t depends on energy height
barrier DW between two positions
teDW=kT . (25)
By means of Eqs. (23), (24) we can put for (medium
value) permittivity time dependence (along the interface)
D ¼ DSð1 eðt=tÞÞ þ D1eðt=tÞ, (26)
where indexes s, N have similar signiﬁcance like in
Eq. (24).
Combining Eq. (26) with Eq. (22) we receive general
equation for time dependent reverse current through
reverse biased pn-junction (VRN is constant-DC endurance
test). Reverse current increases with increasing permittivity
value. This case occurs in practice, if the dielectric contains
a trace amount of humidity.
For semiconductor structures with two high-voltage pn-
junctions it is necessary to consider the inﬂuence of the
transport coefﬁcient b deﬁned by the form
b ¼ 1
coshðw=LpÞ
, (27)
where w is minimum distance between the SCR edge on the
surface and pn-junction termination and Lp is diffusion
length of holes. If the pn-junction terminates in the
crossing of positive and negative beveling, then IR (also
including the inﬂuence of avalanche multiplication) is
IR ¼
niqpr2
tsc
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2oSi
qND
s
þ 2prjg
 "

ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2o S þ Dð Þ
qND
s ! ﬃﬃﬃﬃﬃﬃﬃ
VR
p
þ ID
#
M
1 Mb , ð28Þ
where eD depends on time according to Eq. (26) and M is
the multiplication factor (M ¼ 5 for the case-mentioned
below).
Figs. 4 and 5 perform model dependences of the surface
current IR composed for different values eDN, eDs and two
values of the angle of bevelling. Other model parameters:
qND=6,4 eSi=11,7, jg=0,1mA/mm
2, r=3,8 cm, wN=
0,5mm, Lp=150 mm, t=1000 s. Veriﬁcation of the model
dependence requires a special test equipment because direct
application of net voltage is not possible.Please cite this article as: V. Papezˇ, et al., Reliability of reverse properties
j.mejo.2007.11.0143. The equipment for DC and AC endurance tests
The equipment described below ensures deﬁned steady
state test conditions during the test (up to 1000 h) and its
automatic control. DC reverse voltage (or half sine pulse)
can be used. Both magnitudes are stabilised by means of
power linear electronic stabilizer to keep the required
value independent on instabilities and disturbances of
line voltage. Adjustment of voltage is possible in the
range 100V–5 kV (DC) and 100V–6 kV (peak of pulse).
Maximum loading current of power source is 200mA
(DC) and 800mA (AC peak value)/280mA (AC average
value).
Simultaneous testing of four samples allows 50mA DC/
200mA AC per sample.
The core of the system is created by a stabilized source
of testing voltage. It works as a usual linear stabilizer
together with serial regulating element (special electron
tube). Using this vacuum-controlling element is, with
respect to high-voltage circuits and other parameters of
the power source, safer in comparison with a semiconduc-
tor element. It is valid at overloading the source by a tested
device, especially when avalanche breakdown occurs.
Electron tube (tetrode in this case) behaves under over-
load like a current source and signiﬁcantly decreases theof power semiconductor devices:, Microelectron. J (2008), doi:10.1016/
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of the source during overload (up to 4 ms).
The described equipment generates also half sine pulse
voltage. The voltage wave is created by this facility. This
condition is quite necessary because the line voltage is very
distorted contemporary.
Distortion is caused both by applying nonlinearity and
power consumption remote control signals conducting by
line (see Fig. 6).
Stabilizer block diagram is shown in Fig. 7. The
stabilizer works as a low frequency linear ampliﬁer having
strong negative feedback. The reference control generator-20
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Fig. 6. The course of line voltage and output voltage of stabilized pulse
source.
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narrow band pass ﬁlter (the frequency is 50Hz). The
voltage output amplitude is stabilized independently on
mains voltage. Single-way rectiﬁer cuts the output voltage
and resulting half sine pulses are compared with the sample
output testing voltage. Signal difference is ampliﬁed and it
controls power-regulating element (electron tube). Stabi-
lizer power circuit is fed by single-way rectiﬁed voltage of a
HV transformer. By this way the anode losses of electron
tube are decreased in comparison with usual linear
ampliﬁer. Tube anode losses are 500W approximately at
maximum output source power. Stabilizer function is
evident according to Fig. 6. Typical current courses during
the test of device are shown in Fig. 8.
The system enables direct indication of both voltage and
current maximum values or their time record.HV RELAY
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Fig. 8. Pulse voltage and current courses during test of device.
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ensures individual over current protection of all the tested
devices and over current protection of the power source,
too. If the maximum device current is exceeded the applied
voltage is aborted very quickly. It protected both the test
devices and stabilizer against a catastrophic destruction.
Failure device is disconnected automatically and the test
continues with original parameters.
The test is carried out in a thermostatic chamber. Both
heating and cooling provide the temperature control. It
allows compensating power losses of tested devices (1 kW
approx.).Please cite this article as: V. Papezˇ, et al., Reliability of reverse properties
j.mejo.2007.11.014Eight (four) devices can be tested simultaneously. One
device was purposely contaminated before its encapsula-
tion by a trace amount of humidity. This thyristor did not
pass the test. The PC-time monitoring of temperature,
reverse currents and voltage is carried out. Typical courses
during the test of devices are shown in Fig. 9.4. Conclusion
Possible causes of instable behaviour of semiconductor
devices are shown. Model courses of time dependent
reverse currents are based on dielectric permittivity change
during long time testing. Calculated courses show a good
similarity with real courses measured by special equipment
designed for this purpose only. This equipment ensures by
sophisticated way the rigorous test conditions and reliable
protection of the device under test.References
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